Delayed Precise Invalidation - A Software Cache Coherence Scheme
نویسندگان
چکیده
Software cache coherence schemes are very desirable in the design of scalable multiprocessors and massively parallel processors. The authors propose a software cache coherence scheme named ‘delayed precise invalidation’ (DPI). DPI is based on compiler-time markings of references and a hardware local invalidation of stale data in parallel and selectively. With a small amount of additional hardware and a small set of cache management instructions, this scheme provides more cacheability and allows invalidation of partial elements in an array, overcoming some inefficiencies and deficiencies of previous software cache coherence schemes.
منابع مشابه
A Novel Multicast Scheme to Reduce Cache Invalidation Overheads in DSM Systems
Directory-based write-invalidate cache coherence protocols have been widely used in distributed shared memory(DSM) systems, in which cache invalidation overheads occupy a large part of the system overheads. In this paper, we propose a novel tree-based multides-tination multicast scheme TBM which involves a new eecient multidestination message format. TBM combines the best features of two existi...
متن کاملReducing Coherence Overhead in Shared-Bus Multiprocessors
To reduce the overhead of cache coherence enforcement in shared-bus multiprocessors, we propose a self-invalidation technique as an extension to write-invalidate protocols. The technique speculatively identi es cache blocks to be invalidated and dynamically determines when to invalidate them locally. We also consider enhancing our selfinvalidation scheme by incorporating read snar ng, to reduce...
متن کاملLibrary Cache Coherence
Directory-based cache coherence is a popular mechanism for chip multiprocessors and multicores. The directory protocol, however, requires multicast for invalidation messages and the collection of acknowledgement messages, which can be expensive in terms of latency and network traffic. Furthermore, the size of the directory increases with the number of cores. We present Library Cache Coherence (...
متن کاملA Timestamp-based Selective Invalidation Scheme for Multiprocessor Cache Coherence - Parallel Processing, 1996. Vol.3. Software., Proceedings of the 1996 International Conference on
Among al l software cache coherence strategaes, the ones that are based on the concept of tamestamps show the greatest potentaal an terms of cache performance. The early tamestamp methods suffer from hzgh hardware overhead. Improvements have been proposed t o reduce hardware overhead at the expense of ezther ancreasang runtame overhead or sacraficang cache performance. I n thzs paper, we dascus...
متن کاملAsymptotic Analysis of a Peer Enhanced Cache Invalidation Scheme
A major factor in determining the effectiveness of caching in wireless networks is the cache coherency scheme which maintains consistency between mobile stations (MSs) and the server. Because the wireless channel is inherently a broadcast medium, a cache coherency scheme in which the server broadcasts cache invalidation reports (IRs) containing data update information is suitable. However, one ...
متن کامل